设计规则审核的高效方法分享

1. To view the status, go to Display --> Status: PCB single item checks can be found under Tools --> Quick Reports, including the Unconnected Pins Report, Unplaced Components Report, and Design Rules Check (DRC) Report.

2. For copper foil inspection, go to Shape --> Global Dynamic Params

3. To check the layer settings of the board, go to Setup --> Cross-section Database Check under Tools --> Database Check

4. For an overview of the status, navigate to Display --> Status

5. ALLEGRO Usage (V16.2) - DRC error code reference:

   - Single character codes:

     - L: Line

     - P: Pin

     - V: Via

     - K: Keep in/out

     - C: Component

     - E: Electrical Constraint

     - JT: Junction

     - I: Island Form

   - Prefix error codes:

     - W: Wire or routing related errors

     - D: Design-related errors

     - M: Soldermask-related errors

   - Suffix error codes:

     - S: Shape/Stub related errors

     - N: Not Allowed settings

     - W: Width related errors

   - Double character error codes:

     - BB: Bondpad to Bondpad connection errors

     - BL: Bondpad to Line connection errors

     - BS: Bondpad to Shape connection errors

     - CC: Package to Package spacing errors

     - SS: Symbol Soldermask to Symbol Soldermask spacing errors

     - DF: Differential Pair related errors

     - DI: Design Constraint Negative Plane Island errors

     - EL: Electrical related errors

     - EV: Maximum Via Count errors

     - HH: Hold to Hold Spacing errors

     - HW: Diagonal Wire to Hold Spacing errors

     - IM: Impedance Constraint errors

     - MA: Soldermask Alignment Error Pad related errors

     - MC: Pin/Via Soldermask to Symbol Soldermask errors

     - MM: Pin/Via Soldermask to Pin/Via Soldermask errors

     - PB: Pin to Bondpad connection errors

     - PL: Line to SMD Pin Spacing errors

     - PP: SMD Pin to SMD Pin Spacing errors

     - PS: Shape to SMD Pin Spacing errors

     - PV: Via to SMD Pin Spacing errors

     - RC: Package to Hard Room errors

     - RE: Min Length Route End Segment at 135/45/90Degree errors

     - SL: Min Length Wire Segment errors

     - SN: Allow on Etch Subclass errors

     - SO: Segment Orientation errors

     - SS: Shape to Shape connection errors

     - TA: Max Turn Angle errors

     - VB: Via to Bondpad connection errors

     - VG: Max BB Via Stagger Distance errors

     - VL: BB Via to Line Spacing errors

     - VS: BB Via to Shape Spacing errors

     - VV: BB Via to BB Via Spacing errors

     - WA: Min Bonding Wire Length errors

     - WE: Min End Segment Length errors

     - WI: Max Bonding Wire Length errors

     - WW: Diagonal Wire to Diagonal Wire Spacing errors

     WX: Max Number of Crossing errors

     - XD: Externallyed Violation errors

     - XS: Crossing to Adjacent Segment Dist errors

免责声明：本文系网络转载或改编，未找到原创作者，版权归原作者所有。如涉及版权，请联系删